

AN EVALUATION TOOL FOR THE MC68451 MMU

Prepared by
Hunter Scales
Microprocessor Applications Engineer
Austin, Texas

INTRODUCTION

In order to evaluate an LSI microprocessor peripheral, it is often necessary to design a prototype board which allows the programmer access to the peripheral. Occasionally, the peripheral is such that a different system can be used. In these cases, a "mezzanine" or "daughter" board can sometimes be used to add a new device to an already existing system, thus allowing evaluation of the new part without a complete system board. The board presented in this application note provides such an evaluation system for the MC68451 Memory Management Unit (MMU). To install this evaluation board, the MC68000 MPU should be removed from its socket on the host board of the user's system. The MPU should then be installed in the MPU socket of the "daughter" board, and the "daughter" board should then be plugged into the MPU socket on the host board. The address lines of the MPU now become the physical address bus from the MMU, and the MMIU registers are now available to the programmer.

PRINCIPLES OF OPERATION

Refer to the circuit diagram in Figure 1 for the following discussion. The "daughter" board consists of six main blocks; the MPU header, the MC68000 MPU, the MC68451 MMU and its address/data demultiplexers, the MMU chip select circuitry, the physical strobe generation circuit, and the interrupt control circuit.

MPU Header

The block labeled MPU header represents the MC680C0-compatible pinout on the underside of the "daughter" board. Its function is to bring the input from the host board to the MPU on the "daughter" board and then send the outputs from the "daughter" board to the host board. The data bus transports data to and from the MPU and to and from the MMU registers. The physical (translated) address bus is connected to the system address bus. The interrupt priority lines (IPLO-IPL2) are brought in from the host board for processing by the MPU. The clock (CLK) line brings in the system clock signal from the host board. The physical data strokes and physical address stroke are generated on the "flaughter" board and sent to the bost board via the header.

All power for the "daughter" board is brought in through the power and ground pins on the header. This is sufficient for most systems, however, if the user's system is exceptionally noisy, external power supply lines may be required.

M:C68000 MPU

The MC68000 device on the "daughter" board replaces the MC68000 on the host board. The MPU address bus then becomes the logical address bus and the upper 16 address lines are connected to the MMU to be translated into the upper order 16 physical address lines, while the lower seven lines are passed directly to the physical address bus.

MC68451 MMU and Support Circuits

The MMU provides the address translation mechanism for the system. The MMU has registers which must be read/written by the MPU. The registers are accessed by the chip select (CS) signal on the MMU. The MMU chip select signal is generated by a decode circuit which is formed by three SN74LS266 EXCLUSIVE-NOR gates (U7, U8, and U2) and the 8-input NAND gate (U15). To activate U15 and provide a chip select to the MMU, the following requirements must be met: (1) address lines A6 and A7, physical address lines PA8 through PA11, and the physical address strobe (PAS) must all be high; and (2) each physical address line PA12 through PA23 must match its corresponding jumper in K1, K2, and K3. In this configuration, the MMU occupies the top 32 bytes in a block of 4096 memory locations. Jumpers K1, K2, and K3 allow for selection of any 4K block in the 15 megabyte addressing space of the MC68000.

As discussed above, the \overline{CS} signal on the MMU is decoded from the physical address bus; therefore, the register addresses of the MMU are translated by the MMU itself. This requires that the MMU be assigned to a memory segment. Notice that assertion of the host board RESET line will also cause assertion of the MMU \overline{CS} line. This initializes the MMU upon reset in such a way that it will pass the logical address through unmodified (transparently). This allows the system to operate without requiring that the MMU be specifically programmed beforements.

The MC68451 has a multiplexed 16-bit port (PADU-

PAD15) that serves as the bidirectional data bus and as the output port for the physical, translated address bus. The upper order 16 logical address lines are brought to the MMU from the MPU and translated according to the internal descriptors of the MMU. This translated address is output on the PAD0-PAD15 port and the $\overline{\text{HAD}}$ (hold address) signal is used to latch this address into the two SN74LS373 transparent latches (U11 and U12). If the MMU registers are then to be accessed by this address, the $\overline{\text{CS}}$ signal is asserted. This results in the PAD0-PAD15 port becoming the data bus for the MMU and the $\overline{\text{ED}}$ (enable data) signal is asserted to enable the two SN74LS245 bidirectional data buffers (U9 and U10). The direction of these buffers is controlled by the R/\overline{W} line of the MPU.

Physical Strobe Generation

In addition to translating the physical address, the physical address strobe (PAS) and the physical data strobes (PUDS and PLDS) must also be generated. The PAS signal is generated by using the mapped address strobe (\overline{MAS}) signal from the MMU and the AS signal from the MPU. The MAS signal has three modes: the asynchronous mode, and two synchronous modes (S1 and S2). One of these modes is selected by jumper K4. In the asynchronous mode, the \overline{MAS} signal requires an external delay line to form the \overline{PAS} signal. This is done with U3C and U16. The delay is selectable by jumper K5 and should be equal to the amount of address setup time required by the target system (shown as 40 nanoseconds in Figure 1). In either of the synchronous modes, the delay is unnecessary and the delay input to U3C (pin 13) should be grounded. The PAS signal itself is then formed by passing through AND gate U6D and open collector inverter U4A.

The physical data strobes, physical upper data strobe (PUDS) and physical lower data strobe (PLDS), are formed by a combination of UDS, LDS, MAS, write inhibit (WIN) and the R/W line. The "logical" data strobes (UDS and LDS) are asserted by the MPU at the start of a bus cycle. The MAS line is asserted by the MMU as soon as the translation is completed. This is sufficient in all cases except the case of the test and set (TAS) instruction, on the MC68000, which uses the read-modify-write cycle. It is possible that the write portion of the read-modify-write cycle could be attempted on a write protected segment. In this case, the write inhibit (WIN) signal from the MMU prevents the cycle from altering data. This signal, together with the R/W line is used to inhibit the data strobes (PLDS and PUDS) via U1B.

Interrupts

Since the MMU can cause interrupts to the MPU, interrupts must be handled in a special way. The IPL0-IPL2 inputs are brought into the "daughter" board through the MPU header. These inputs contain an inverted 3-bit encoded interrupt request level (level 0 is no request) which is fed into an SN74LS156 dual 2-to-4 decoder (U19) configured as a 3-to-8 decoder with open collecter outputs. The outputs of U19 are each connected to pullup resistors and to the inputs of an SN74LS148 8-to-3 priority encoder. These inputs are also available at jumper block K6. By jumpering the output of U4B to one of the U19 output lines, an \overline{IRQ} interrupt from the MIMU is inserted as one of the encoded interrupt inputs to the 8-to-3 priority encoder (U18). The MMU \overline{IRQ} interrupt

is then processed by the MC68000 MPU on the "daughter" board.


The interrupt acknowledge operation of the MMU causes it to place its interrupt vector on the low order data lines (D0-D7) for capture by the MPU during the IACK bus cycle. During this cycle, the MPU places the number of the acknowledged level on the lower three address lines (A1, A2, and A3) and drives A4-A23 high. These lines are brought to an SN74LS138 3-to-8 decoder (U17) and the acknowledge level is selected by jumper block K7 and sent to the IACK input on the MMU. This level must be the same as the interrupt request level of the MMU as selected by jumper K6. Notice also that the IACK signal, generated by U5C and U1C, is buffered by open collector inverters U4C and U4F before application as a low input to the \overline{MAS} and ALL pins on the MMU. This has the effect of "fooling" the MMU into thinking that another MMU has translated the interrupt acknowledge "address". This allows the interrupt acknowledge cycle to be handled by the MMU without using a descriptor to map the \$FFFFFX segment that the IACK bus cycle appears to be reading.

Since the MMU is physically isolated from the host board, it is desirable to prevent address and data strobes from being sent to the host board. This is accomplished by blocking PAS by U6D and the PLDS by U6B during the IACK bus cycle. This bus cycle is therefore not seen at all by the host system. This could also be accomplished with the MMU chip select circuit logic if the MMU register map should interfere with the existing system memory map.

TEST SOFTWARE

A listing which contains a short routine to test the "daughter" board is provided with this application note. The MMU is physically decoded at \$FEFF00. First the MMU is set up such that descriptor 1 maps a 2K byte segment at logical location 0 to physical location 0. That is, the address is passed through from 0 to \$3FF. Next, descriptor 2 is set up to map a 1K byte segment from \$800 to \$BFF transparently. Decriptor 3 is set up to map a 1K byte segment from physical address \$C00 to logical address \$4000 and the interrupts are enabled for this segment. The interrupt vector register (IVR) of the MMU is then loaded with \$40 which is the vector at location \$100 of the MPU. Now, when a location in the segment, starting at logical address \$4000, is accessed, the MMU issues an interrupt request, and the interrupt handling logic can then be tested. Next, descriptor 4 is set up to map the ROM monitor to the host system by transparently mapping the 256K byte segment from \$FC0000 to \$FFFFFF. The address space table (AST) in the MMU is then set to use these descriptors. Descriptor 0 (which had been transparently mapping the entire address space since reset) is then disabled and the MMU begins mapping through descriptors 1,2,3, and 4.

After mapping as discussed above, a message is then sent to the terminal via the monitor I/O routines to the effect that the MMU has been successfully programmed. The monitor is then re-entered to allow testing the mapping of the segment, at address \$4000, and the interrupts. This is done manually using the memory altering command of the monitor. If the interrupt occurs, the MMU is checked to see if the right descriptor caused the interrupt and appropriate messages are printed on the console.



```
* THIS PROGRAM IS DESIGNED TO TEST THE INTERRUPT GENERATION CIRCULT
                                                  * ON THE MMU DAUGHTER BOARD.
                                                  * MMU EQUATES
                                                                  a
EQU
                                                                                                                          MMU BASE ADDRESS
ADDRESS SPACE TABLE OFFSET
SUPERVISOR DATA ENTRY
SUPERVISOR PROD ENTRY
ACO OFFSET
ACO OFFSET
ACO OFFSET
                                                                                  $FEFF00
                          00FEFF00
                           00000000
                                                                  EQU
                                                                                  0
$CA
                           0000000A
                                                  ASTS
                                                                  UQ3
 10
11
12
                           0000000C
00000020
                                                  AST6
ACO
AC6
                           00000026
                                                                  EQU
  13
14
15
                                                  AC8
LD
DP
IVR
                                                                                   $28
                           00000028
                                                                  FOU
                                                                                                                          ACE OFFSET
LOAD CESEATFTOR OP
DESCHIPTOR POINTER
ENTEHAUDT VECTOR REGISTER
GLOSAL STATUS REG
SEGMENT STATUS REG
INTERRUPT DESCRIPTOR POINTER
                           00000029
                                                                  EQU
                                                                  FOU
                                                                                   €28
                          0000002b
00000031
00000039
                                                  GSR
WSR
IOP
                                                                                   $20
$31
$39
                                                                  EQU
  19
 20
                                                     MACSBUG RAM VECTOR TABLE
 23
24
25
26
27
28
                                                                           0
                                                  VECTAB EQU
                          00000000
                          00000100
                                                  USERINT "EQU
                                                                                 $100
                                                                                                                         USER INTERRUPT VECTOR AT $100
                                                  * THE FOLLOWING IS THE ACTUAL DESCRIPTOR TABLE, 4 ENTRIES, 9 BYTES PER ENTRY * IN THIS ORDER LBA(MSB), LBA(LSB), LAM(MSB), LAM(LSB), PBA(MSB), * PBA(LSB), ASN, SSR, ASM.
 29
30
 33
 34 0
35
                         00000000
                                                  Dras
                                                                                                                          START OF DESCRIPTOR TABLE
                                                                  FOU
                                                  * DESCRIPTOR 1
DC.W
                                                                                                                          LOG BASE = 0
LAW OF 2K SYTES
PHYS BASE OF $0 PASS THRU
ADDRESS SPACE NUM
SEG STATTENABLE SET
ASM IS ALL CARES
 35

36 0 00000000 0000

37 0 00000002 FFF8

38 0 00000004 0000

39 0 00000006 01

40 0 000000067 01
                                                                                   $C
$FFF8
                                                                  DC.W
                                                                                   $0
01
                                                                                   01
 40 0 00000007 01
 41 0 00000008 FF
42
                                                                                   SEF
                                                                  DC.B
                                                  * DESCRIPTOR 2
  43
 44 0 0000000A 0008
45 0 0000000C FFFC
46 0 0000000E 0008
47 0 00000010 01
48 0 00000011 01
49 0 00000012 FP
                                                                                                                          LOG BASE $800
LAM OF 1K BYTES
LOG=PHYS
                                                                  DC.W
DC.W
DC.B
                                                                                   $0008
                                                                                   $FFFC
$C008
01
                                                                                                                           ASN
                                                                  DC.B
                                                                                   Ω1
 50
 51
52 0 00000014 0040
53 0 00000016 FFFC
54 0 00000018 000
55 0 00000018 11
56 0 00000018 11
                                                  * DESCRIPTOR 3
                                                                  DC.W
                                                                                   $0040
                                                                                                                          LB# =54000
                                                                                                                          LAME- 1K BYTES
PBA= $COO
                                                                                   SFFFC
                                                                  DC.B
                                                                                   $ COOC
                                                                                                                           ASW
SSR SET I BIT
ASM
                                                                  DC.B
                                                  * DESCRIPTOR 4
 59
 60 0 0000001E FC00
81 0 00000020 FC00
62 0 00000022 FC00
                                                                                                                           LBA= $FC0000-FFFFFF

LAM= 256K SYTES

PS4= F00000
                                                                  DC.W
                                                                                   $EC00
                                                                                   $FC00
$FC00
                                                                  DC.8
DC.8
DC.8
 63 % 00000024 01
64 0 00000025 01
65 0 00000026 FF
                                                                                   01
01
$FF
                                                                                                                           ASM
 66
67
68
                          00000001
                                                                  SECTION.S 1
70 1 0000000 MAIN
70 1 0000000 227C00000600
71 1 0000000 46FC2100
72 1 00000001 41F90000000
73 1 00000010 4280
74 1 00000012 123C0001
75
76 1 00000016 13C1C0FEFF29
78 1 00000016 615C
79 1 00000016 665C
79 1 00000016 667A
81 1 00000020 6600000A
81 1 00000020 667A
82 1 00000024 66EA
83 1 00000024 66EA
84
                                                                   EQU
                                                                                                                           SET UP STACK POINTER

SR=SUP,INT LEVEL 1

AO POINTS TO DESCRIPTOR TABLE

DO WILL INDEX INTO CTAB

D1 WILL CONTAIN THE DESCRIPTOR NUMBER
                                                                   MOVE.L
MOVE.W
                                                                                   #$600,A7
#$210C,SR
D$AB,A0
                                                                  LEA
CLR.L
                                                                                   0.0
                                                                  EQU
                                                                                   D1/MMU+DP
                                                                                                                           SET UP DESCRIPTOR POINTER
LOAD THE DESCRIPTOR
CHECK FOR ERRORS
TEN #871ES IN DESCRIPTOR
NEXT DESCRIPTOR
                                                                  MOVE.B
BSR.S
                                                                  BNE.S
ADD.8
                                                                                   ERROR
                                                                                   #10.00
#1.01
#5.01
                                                                  ADD.B
CMP.B
                                                                                                                           HIT LAST YET ?
                                                                  BNE.S
                                                                                   NETDESC
                                                                                                                           DO NEXT
                                                  * NOW SET UP THE INFERRUPT VECTOR REGISTER WITH VECTOR #40 ($100)
                                                      MOVE.8 #$40, MMU+IVR VECTOR NUMBER=$4C= LOCATION $100
  87 1 0000902C 13FC004000FE
FF2B
  88
                                                  * ENABLE INTERRUPTS IN MMU, WETTE INT VECTOR ADDRESS INTO VECTOR TABLE
  89
 $0
$1.1.00000034 13FCC00100FE MOVE.E #1.MMU+GSR SET INT ENABLE BIT
 13FC000100FE
FF20
92 1 0000003C 41F9C00000AC
93 1 00000042 21C80100
94
F5
                                                                  LEA INSPREGAD GET ADDR OF TWY MANDLER MOVELS ACVECTABIUSERINT SET UP VECTOR
                                                 * NOW CHANGE THE SUPERVISOR ENTRIES OF AST TO TRANSLATE THROUGH * DESCRIPTORS 1.2,3,4ND 4
  96
97
98 1 00000046 CHNGASN EQU *
99 1 00000046 13FCC00100FE MOVE.9 #1,MMU+AST5
FF00 13FCC00100FE MOVE.9 #1,MMU+AST6
FF00 13FCC00100FE H0VE.9 #1,MMU+AST6
101
101
                                                                                                                         CHANGE THE AST
CHANGE SUP DATA ENTRY TO 01
                                                                                                                          CHANGE SUP PROG ENTRY TO 01
SET USP DES POINTER
                                                                                                                          CLEAR THE SSR OF DES #0
                                                  * DESCRIPTOR #⑩ IS NOW DISABLED
* REPORT SUCCESSFUL DESCRIPTOR LOAD TO USER
 107
```

```
110 1 00000066 48F9000000E6
                                                         LEA
                                                                      MSG1,A5
                                                                                                        SET FOR TRAP
111 1 0000006C 40F9000000FE
112 1 00000072 4E4F
113 1 0000074 0002
                                                         LEA
TRAP
                                                                      EMSG1,46
#15
                                                                                                        'DESCRIPTORS INITIALIZED'
                                                         DC.W
TRAP
114 1 00000076 4E4F
115 1 00000078 0000
                                           MACSBUG
                                                                       #15
                                                                                                        GO TO MACSBUG
                                                         DC - W
                                                                       0
                                          * LDDESC LOAD DESCRIPTOR SUBROUTINE. ENTER WITH:
* D1 = DESCRIPTOR NUMBER TO BE LOADED
* A0 = POINTER TO TABLE BASE WITH DESCRIPTOR PARAMETERS
119
120
                                           * DO = CFFSET INTO TABLE TO SPECIFIC PARAMETERS FOR THIS DESCRIPTOR
122 1
                     0000007A
                                        LDDESC EQU
                                                                                                        LOAD DESCRIPTOR SUBROUTINE
123
124 1 0000007A 4CF000300000
125 1 00000080 1C300008
                                                         MOVEM.L 0(A0,00),D4-D5
MOVE.B 8(A0,00),D6
                                                                                                        MOVE LBA, LAM, P&A, ASN AND SSR TO D4 &D5 PUT ASM IN D6
127 1 00000084 48F9003000FE FF20
128 1 0000008C 136600FEFF28
129 1 00000092 4A5900FEFF3F
130 1 00000098 4E75
                                                         MOVEM.L D4-D5,MMU+ACO
                                                                                                        LOAD INTO ACCUM
                                                         MOVE.B D6,MMU+AC8
                                                                                                        LOAD ASM INTO ACCUM
                                                       TST.B
RTS
                                                                      MMU+LD
                                                                                                        LOAD THE DESCRIPTOR AND CHECK STATUS
131

⇒ ERROR IF THERE IS AN ERROR IN LOADING A DESCRIPTOR (I.E., A COLLISION)

★ REPORT TO USER
132
EQU
                                                         LEA
LEA
TRAP
                                                                      MSG2,A5
EMSG2,A6
#15
                                                                                                         "ERROR IN DESCRIPTOR LOAD!"
                                                         BRA.S MACSBUG
                                          * INTPROG INTERRRUPT ROUTINE TO REPORT AN INTERRUPT TO THE USER
142
144 1 000000AC INTPROS EQU
145 1 000000AC 48F90000011C LEA
146 1 00000082 40F900000128 LEA
147 1 00000088 4FEF TRAP
148 1 0000008A 0002 DC.W
                                                                                                        INTERRUPTS FROM MMU COME HERE 'INTERRUPT!!'
                                                         LEA
LEA
TRAP
                                                                      MSG3, A5
EMSG3, A6
                                                                       #15
                                                        DC.W
150
151
                                          * NOW CHECK TO SEE IF MMU INTERRUPTED
151 1
152 1 0000008C 10390CFEFF39
153 1 000000C2 6820
154 1 070000C4 0200001F
155 1 0000008C 03000030
156 1 0000008C 13C00000018
157 1 00000002 4BF90000012A
158 1 0000008 4DF9C000014A
159 1 0000008 4E4F
160 1 0000008 0002
161 1 00000084 4E73
                                                         MOVE.B
                                                                                                        REAC THE INTERRUPT DESCRIPTOR POINTER
NOT THE MMU
MASK DESCRIPTOR NUMBER
MAKE ASCII
                                                                      MMU+IDP,00
                                                         BMI.S
                                                                       MOTHE
#$15,00
#$30,00
                                                         OR.B
                                                         MOVE.B
LEA
LEA
                                                                       DO NUMBER
                                                                                                        STORE TO OUTPUT
                                                                       EMSG4,A6
                                                         TRAP
                                                                       #15
                                                         DC...w
BRA.S
                                                                                                        'SEGMENT ACCESSSED, DESCRIPTOR # '
                                                                       MACSBUG
                                         NOTHE
                                                         RTE
164 1 000000E6 444553435249 MSG1
165 1 000000FE COOO EMSG
                                                                       'DESCRIPTORS INITIALIZED'
                                   EMS G T
                                                         D.C.a.
166
167 1 00000100 4552524F5220 MSG2
168 1 0000011A 0000 EMSG2
                                                                       "ERROR IN DESCRIPTOR LOAD!"
                                                        DC.W
169
170 1 0000011£ 494£54455258 MSG3
177 1 00000128 0000 EMSG3
                                    EMSG3
                                                         DC.W
172
173 1 00000124 53454740454% MSG4
174 1 00000148 01 NUMER
175 1 00000344 0000 EMSG4
                                                         DC.B
                                                                       'SEGMENT ACESSED, DESCRIPTOR #
                                                                                                         PUT DESCRIPTOR NUMBER HERE
                                          EMSG4
                                                        DC., W
                                                                      0
```

Motorola reserves the right to make changes to any products hereinno improve reliability, fortation or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under his patent rights nor the rights of others.



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 . A SUBSIDIARY OF MOTOROLA INC.